As a result of the advantages such as high efficiency, continuous current and high stability margin, push-pull converter with continuous current (PPCWCC) is competitive for battery discharge regulator (BDR) which plays an important role in power conditioning unit (PCU).Leakage inductance yields current spike in low-ripple current of PPCWCCs. The operating modes are added due to leakage inductance. Therefore the steady state performance is affected, which is embodied in the spike of low-ripple current. PPCWCCs which are suitable for BDR can be separated into three types by current spike characteristics. Three representative topologies IIs1, IIcb2 and Is3 are analyzed in order to investigate the factors on the magnitude and duration of spike. Equivalent current sampling method (ECSM) which eliminates the sampling time delay and achieves excellent dynamic performance is adopted to prevent the spike disturbance on current sampling. However, ECSM reduces the sampling accuracy and telemetry accuracy due to neglecting the spike. In this paper, ECSM used in PPCWCCs is summarized. The current sampling error is analyzed in quality and quantity, which provides the foundation for offsetting and enhancing the telemetry accuracy. Finally, current sampling error rate of three topologies is compared by experiment results, which verify the theoretical analysis.
I. INTRODUCTION
Satellite power supply system which is an important element of satellite is a system that generates, stores, transforms and distributes electricity. As the core of Satellite power supply system, primary electrical power system powers the equipments in satellite and protects power supply system. A joint-power-supply consists of solar array and lithium-ion battery is adopted due to the merits of high reliability, long serving life and light weight [1] - [9] . Power conditioning unit (PCU) which is mainly composed of battery discharge regulator (BDR), battery charge regulator (BCR) and solar array regulator (SAR) is a typical primary electrical power system. The architecture of PCU is shown as Fig.1 . Compared with the multisource power generation system in [10] and [11] , the charge current of the PCU shown in Fig.1 can be controlled precisely, which is beneficial to prolong the battery life. When satellites can't get enough energy from solar array in shadow region or sunshine region, BDR regulates the power that flows from battery to load. PPCWCC is widely adopted as BDR on account of high efficiency, continuous current and convenience to parallel.
Input and output current of PPCWCC are both above zero at any time. If the turn ratio of transformer and coupled inductor are designed properly, input or output current of PPCWCC will be low-ripple which means the average current during switch-on state is equal to that during switch-off state. PCU is a three-domain control system, which is controlled by the bus current of BCR, BDR and S3R to regulate the bus voltage. It's more convenient to sample if the bus current is low-ripple [12] . Therefore, PPCWCC whose output current is low-ripple is suitable for BDR.
At present, Weinberg converter which is belong to PPCWCCs has been already adopted as BDR in several PCUs with different models [13] - [16] . Although output current of Weinberg converter is low-ripple, the spike exists in output current. Reference [17] and [18] analyze the current spike of Weinberg converter briefly. However, the current spike hasn't been analyzed in detail, such as the magnitude and average value of current spike. The impact of current spike is also not mentioned. Actually, for PPCWCCs which are suitable for BDR, current spike always exists in output current, which is induced by leakage inductance. The current sampling accuracy and telemetry accuracy are impacted by current spike. Thus it's essential to pay attention on current spike of PPCWCC.
A series of PPCWCCs are proposed in [19] , [20] . This paper focuses on PPCWCCs whose output current is low-ripple. They are classified into three types based on different characteristics of current spike. Three topologies which represent three spike characteristics are analyzed in quality and quantity to investigate the main factors that influence the magnitude and duration of current spike. The error that is introduced by equivalent current sampling method (ECSM) is also analyzed and compared. This paper is organized as follows. Section II proposes the concept of PPCWCC and divides them into three types. Section III analyzes the current spike of topology IIs1, IIcb2 and Is3 in quality and quantity. Section IV summarizes the factors on current spike. To overcome the disturbance of current spike, section V introduces ECSM, while section VI analyzes the problem induced by ECSM. Finally the experimental results and conclusions are given in section VII and VIII.
II. CLASSIFICATION OF SPIKE CHARACTERISTICS
As is shown in Fig. 2 , four kinds of push-pull cells which are the core of PPCWCC are named as I, II, III and IV.
Compared with traditional push-pull cell, push-pull cell I, shown as Fig. 2(a) , connects the centre tap of secondary winding with positive terminal of power supply, which boosts voltage with continuous input and output current. For push-pull cell I, MOSFET is connected with the primary winding. When Q 1 is switched on, the potential of transformer which is negative in homonymous-ends makes the diode D 1 switch on; When Q 2 is switched on, the potential of transformer which is positive in homonymous-ends makes the diode D 2 switch on.
Traditional push-pull cell is equivalent as a pair of forward cells in parallel. For push-pull cell I, current only flows through two of the four transformer windings when Q 1 or Q 2 is switched on. In order to reduce transformer volume, push-pull cell II is derived by connecting the anode of D 1 and D 2 with the drain of Q 1 and Q 2 , which is shown in Fig. 3 . Meanwhile, current flows through both of the transformer windings when Q 1 or Q 2 is switched on.
Push-pull cell III and IV, shown as Fig. 2 (c) and Fig.2(d) , are derived from push-pull cell II by substituting the four-winding transformer for two-winding transformer to achieve different voltage gain [21] . Unlike push-pull cell I, MOSFETs are connected with primary and secondary windings seperately for push-pull cell II, III, IV. It should be pointed out that the primary and secondary windings are not fixed and the winding which is connected with the switched-on MOSFET is the primary winding. 4 shows twenty PPCWCCs for BDR which are generated from four kinds of push-pull cells. These topologies are named as the following rules: The first bit means the push-pull cell, four kinds of push-pull cells are named as I, II, III, IV respectively. The second bit expresses the inductor structure, single inductor is named as 's' while coupled inductor is named as 'c'. The third bit means rank for the topology with single inductor or the connecting way of inductor for the topology with coupled inductor, positive connection is named as 'a' while negative connection is named as 'b'. The fourth bit expresses rank for the topology with coupled inductor. These topologies can be divided into three types according to different spike characteristics:
Spike characteristic I: negative spike exists in low-ripple current. Topologies with this spike characteristic includes Is1, IIs1, IIIs1 and IVs1.
Spike characteristic II: positive spike exists in low-ripple current. Topologies with this spike characteristic includes Ica1, IIca1, IIIca1, IVca1, IIcb1, IIIcb1, IVcb1, Icb3, IIcb2, IIIcb2, IVcb2, Is2, Ica2, Icb1 and Icb2.
Spike characteristic III: both of negative and positive spikes exist in low-ripple current simultaneously. Topology with this spike characteristic includes Is3. 
A. Topology IIs1
Topology IIs1, shown in Fig.6 , is a current fed push-pull based converter. In order to keep the current of inductor flowing regularly, the duty cycle of Q 1 and Q 2 should be a bit higher than 0.5 and the phase difference is 180 degrees. When Q 1 and Q 2 are switched on simultaneously, the output current will reduce dramatically to induce a negative spike. From the current waveform of topology IIs1 in Fig.7 , the negative spike transition is separated into two stages (t 1~t2 stage and t 2~t3 stage) to analyze. 
The current of inductor L is equal to the sum of the current that is flowing through Q 1 and Q 2 .
The equivalent circuit during t 1~t2 stage is shown in Fig.8 Considering magnetizing inductance and leakage inductance, the winding voltage of transformer is expressed as
Equation (4) is simplified as
During t 1~t2 stage, the current flowing through D 2 is zero. By differentiating Eq. (2) and (3) 
Substituting Eq. (6) into Eq.(5) yields
The variation of i D1 is i o during t 1~t3 stage, so the duration of negative spike is
The output current reduces to the minimum at t 2 . Thus the negative spike is
In Eq. (9), t 2 -t 1 is added by the rise time of MOSFET t off-on and overlap conduction time t overlap .
Using Eq. (8) in Eq.(9) yields
B. Topology IIcb2
Considering the magnetizing inductance and leakage inductance, topology IIcb2 is shown in Fig.9 . The magnetizing inductance and leakage inductance of coupled inductor is given in Eq.(11).
( 
For topology IIcb2, the sum of input current and diode current i D3 is twice of output current, therefore
The equivalent circuit during t 1~t2 stage is shown in Fig.11(a) . As Q 1 is switched off, the current flowing through Q 1 and D 1 reduce from i o and the current flowing through D 3 and D 2 rise from 0. At t 2 , the output current is at its maximum. Fig.11 
The turn ratio of coupled inductor is 0.5, therefore the secondary leakage inductance is quadruple of the primary leakage inductance, that is L LK2 =4L LK1 =4L LK . The leakage inductance voltage of coupled inductor is
Equation (16) is derived by compiling the voltage loop equation.
Substitute Eq. (14) and (15) to (16) 
During t 2~t3 stage, the current of Q 1 and Q 2 is equal to zero. According to Eq. (12) and (13) 
Comparing Eq. (18) and Eq.(17) yields
During t 1~t3 stage, the variation of i D3 is i o , so the duration of positive spike is
The positive spike is
In Eq. (21), t 2 -t 1 is equal to the fall time of MOSFET t on-off . Fig.12 shows topology Is3 with magnetizing inductance and leakage inductance. When the turn ratio of transformer is single, the output current is low-ripple. The positive spike exists during switch-off transition while the negative spike exists during switch-on transition, which is shown in Fig. 13 .
C. Topology Is3
According to Eq.(1) 
The current waveform during switch-off transition is shown in Fig.14(a) . The positive spike which exists during this transition is separated into two stages (t 1~t2 stage and t 2~t3 stage) to analyze.
Equivalent circuit during t 1~t2 stage is shown in Fig.15(a) . For the reason that the right side potential of inductor is higher than the left one, the anode potential of D 3 and D 4 is higher than that of D 1 and D 2 . Therefore the inductor current flows through T 1 and T 2 windings rather than T 3 and T 4 windings. As Q 1 switched off, the current flowing through T 2 starts to fall while the current flowing through T 1 starts to rise from 0. Both of them reach steady state when they are 0.5i L . At this moment, the current flowing through Q 1 has already fallen to 0 and i T2 =i D4 is satisfied. Compared with the time that i T1 and i T2 reach steady state, the fall time of Q 1 is much shorter. At t 2 , Q 1 has already turned off but i T1 and i T2 haven't reach steady state. Thus i D4 >i D3 is satisfied and output current is the maximum at this moment.
During t 2~t3 stage, i D3 is rising. In contrast, i D4 and i D1 are falling. All of them don't reach steady state until t 3 . At this moment, D 1 is switched off and both of i D3 and i D4 are equal to 0.5i o . Equivalent circuit of this stage is shown in Fig.15(b) .
Considering magnetizing inductance and leakage inductance, the winding voltage of transformer is given as
Equation (24) 
From Eq.(25) and Eq.(26)
During t 1~t3 stage, the variation of i D3 is 0.5i o , so the duration of positive spike is 3 1
The positive spike is at its maximum at t 2 .
In Eq.(29), t 2 -t 1 is equal to the fall time of MOSFET t on-off . The current waveform during switch-on transition is shown in Fig.14(b) . The negative spike during this transition is separated into two stages (t 4~t5 stage and t 5~t6 stage) to analyze.
Equivalent circuit during t 4~t5 stage is shown in Fig.15 (c). As Q 2 is switched on, the current flowing through T 1 starts to rise from 0.5i L to i L while the current flowing through T 2 starts to fall from 0.5i L to 0, the absolute value of di T1 /dt and di T2 /dt are equal. Since the slope of i Q2 is higher than that of i T1 and i D3 =i T1 -i Q2 is satisfied, the absolute value of di D3 /dt is higher than that of di T1 /dt. Meanwhile, the slope of i T2 is equal to that of i D4 , so |di D3 /dt|>|di D4 /dt| is satisfied. That's why i D3 falls faster than i D4 . At t 5 , i D3 has already fallen to 0 and output current is at its minimum.
During t 5~t6 stage, i D2 is rising. In contrast, i D4 is falling. All of them won't reach steady state until t 6 . At this moment, D 4 is switched off and i D2 is equal to i o . Equivalent circuit of this stage is shown in Fig.15(d) .
The winding voltage of transformer is 2 2
During this stage, i Q1 =i D1 =i D3 =0. Equation (32) 
Substitute Eq.(32) to Eq.(31) yields
The variation of i D4 is -0.5i o during t 4~t6 stage, so the duration of negative spike is
The negative spike is at its minimum at t 5 .
In Eq.(35), t 5 -t 4 is equal to the rise time of MOSFET t off-on .
IV. FACTORS ON CURRENT SPIKE
The magnitude of positive spike is
The magnitude of negative spike is
Supposing that exciting current and ripple of inductor current can be neglected, magnitude and duration of three topologies are listed in Table I . All of the analysis is based on BDR in a 42V PCU system. The specifications of PCU are shown as following.
l Input voltage: V in =26V~38V; l Output voltage: V out =42V; l Output current: i out =2A~14A; l Equivalent switch frequency: f eq =20kHz It is concluded from Table I that the magnitude and duration of spike are relevant to i o , v in and L T (L LK ) . Let it be supposed that L LK =0.5uH. Fig.16 shows the variation of spike magnitude by varying leakage inductance (1uH~3uH), input voltage (26V~38V) and output current without spike (2A, 8A, 14A). Fig.17 shows the variation of spike duration by the same variation range of leakage inductance, input voltage and output current without spike.
We can conclude from Table I that the magnitude and duration of negative spike for topology IIs1 and that of positive spike for topology IIcb2 and Is3 follow the same trend as i o , v n and L T change, which is embodied in Fig.16 and Fig. 17 . For topology Is3, the magnitude and duration of negative spike increase as i o and L T increase, but fall as v in increases. Among three topologies, the magnitude of negative spike for topology Is3 is almost half of the others and the spike duration of topology IIcb2 is the longest.
In a regulated-bus PCU system, v in and i o are dependent on time-varying payload power. Thus it is only possible to limit the leakage inductance to decrease the magnitude and duration of spike with time-varying load.
V. EQUIVALENT CURRENT SAMPLING METHOD
The output current of BDR is sampled for current sharing and parameter telemetry. But spike exists in output current, which disturbs the measurement of output current [18] . To overcome this problem, ECSM is adopted.
By ignoring the effect of current spike, the inductor current of topology IIs1 and Is3 are equivalent as the output current without spike, which are shown in Fig.6 and Fig.12 . As is shown in Fig.9 , the sum of primary current and secondary current of coupled inductor is twice of the output current without spike as to topology IIcb2. Hence the equivalent current can be sampled instead of output current. That's why we call it ECSM.
ECSM is suitable for PPCWCCs. For PPCWCCs with single inductor, the current of single inductor is equivalent as the output current without spike [21] . For PPCWCCs generated from push-pull cell II with coupled inductor, the input current and secondary current of coupled inductor can be added to substitute for output current [18] . If ECSM is adopted, the sampled current doesn't need to be filtered, which eliminates the sampling time delay and achieves excellent dynamic performance. However ECSM reduces the sampling accuracy and telemetry accuracy because of neglecting the spike.
VI. PROBLEM OF EQUIVALENT CURRENT SAMPLING METHOD
It should be noted that the average value of equivalent current is more or less than that of output current due to the exclusion of spike. In order to achieve excellent current sharing performance, the equivalent current is sampled for inner current loop. For the reason that the reference of each inner loop is the same, the error which is introduced by ECSM will not affect current sharing performance. However, this error affects the telemetry accuracy directly. Parameter telemetry is beneficial to monitor the operation status of BDR in real time. So it is necessary to analyze the error in quality and quantity. According to analysis results, the telemetry value can be compensated to improve the accuracy.
The average value of positive and negative spike is shown as Eq.(38) and (39) respectively. 
The ECS error rate is
Where i out is the average value of output current. Fig. 18 shows the variation of current sampling error rate δ by varying leakage inductance (1uH~3uH), input voltage (26V~38V) and output current without spike (2A, 8A, 14A). It is concluded from Fig.18 Fig.19 . δ=0 won't be satisfied unless V in =28V~28.4V. Among three topologies, δ for topology IIs1 is the lowest and δ for topology IIcb2 is the highest. Even if δ for topology Is3 is equal to 0 under given i o , L T and v in , it increases quickly as i o , L T and v in increase.
VII. EXPERIMENTAL RESULTS
Three experimental prototypes are designed for experimental verification. Component values and operating conditions used for experimental tests are summarized in Table II .
The waveform of equivalent current and output current for the specific V in =32V, I out =7A condition, corresponding to the results in Table III , are shown in Fig.20 . The error between theoretical analysis and experimental results exists, for the reason that current ripple and exciting current are neglected in theoretical analysis. In total, the experimental result is coincide with the theoretical analysis.
From the experimental waveform in Fig.20 , the equivalent current i sample is approximately equal to the output current without spike for topology IIs1 and Is3 or twice of the output current without spike for topology IIcb2. Therefore, i sample can be easily sampled.
The ECS error rate is obtained from Eq.(41) by measuring output current i out and equivalent current i sample . Table I , Eq.(38) and (39) are derived based on the premise that the exciting current and ripple of output current are neglected. In addition, the error is existed in current measuring. That's why the measured results are out of calculated results by 1% to 2.5%. Overall, the validity of theoretical analysis is proven by measured results. 
